

디지털회로설계 및 언어 (Digital System Design using VHDL, Roth, 1st ed. 기반 목차)

1주 강의 소개, 공부방법, 논리 설계 기초 복습, 1.1-1.4

- 1.1 Combinational Logic
- 1.2 Boolean Algebra and Algebraic Simplification
- 1.3 Karnaugh Maps
- 1.4 Designing with NAND and NOR Gates

2주 논리 설계 기초 복습, 1.5-1.8

- 1.5 Hazards in Combinational Networks
- 1.6 Flip-Flops and Latches
- 1.7 Mealy Sequential Network Design
- 1.8 Design of a Moore Sequential Network

3주 논리 설계 기초 복습, 1.9-1.13

- 1.9 Equivalent States and Reduction of State Tables
- 1.10 Sequential Network Timing
- 1.11 Setup and Hold Times
- 1.12 Synchronous Design
- 1.13 Tristate Logic and Buses

4주 VHDL에 대한 소개, 2.1-2.8

- 2.1 VHDL Description of Combinational Networks
- 2.2 Modeling Flip-Flops using VHDL Processes
- 2.3 VHDL Models for a Multiplexer
- 2.4 Compilation and Simulation of VHDL Code
- 2.5 Modeling a Sequential Machine
- 2.6 Variables, Signals, and Constants
- 2.7 Arrays
- 2.8 VHDL Operators

5주 VHDL에 대한 소개, 2.9-2.12, chap8

- 2.9 VHDL Functions
- 2.10 VHDL Procedures
- 2.11 Packages and Libraries
- 2.12 VHDL Model for a 74xx163 Counter
- 8 Additional Topics in VHDL

6주 Quartus II 소개 및 실습

ASIC 설계실험(310호) 강의실 or 전산실습실 대어

7주 PLD를 이용한 설계, 3.1-3.4

- 3.1 Read-only Memories
- 3.2 Programmable Logic Arrays (PLAs)
- 3.3 Programmable Array Logic (PALs)
- 3.4 Other Sequential Programmable Logic Devices (PLDs)

8주 PLD를 이용한 설계, 3.5, chap6

3.5 Design of a Keypad Scanner

6 Designing with PGA and CPLD

6.1 XILINX 3000

6.2 Designing with FPGAs

6.3 XILINX 4000 FPGAs

6.4 Using a One-Hot State Assignment

6.5 Altera CPLDs

6.6 Altera FLEX 10K CPLDs

9주 산술 동작을 위한 회로 설계, 4.1-4.2

4.1 Design of a Serial Adder with Accumulator

4.2 State Graphs for Control Networks

10주 곱셈기, 4.3-4.4

4.3 Design of a Binary Multiplier

4.4 Multiplication of Signed Binary Numbers

11주 나눗셈기, 4.5

4.5 Design of a Binary Divider

12주 SM 차트를 이용한 디지털 설계, 5.1-5.2

5.1 State Machine Charts

5.2 Derivation of SM Charts

13주 SM 차트를 이용한 디지털 설계, 5.3-5.4

5.3 Realization of SM Charts

5.4 Implementation of the Dice Game

14주 SM 차트를 이용한 디지털 설계, 5.5-5.6

5.5 Alternative Realization for SM Charts Using Microprogramming

5.6 Linked State Machine

15주 부동소수점 연산

7.1 Representation of Floating-Point Numbers

7.2 Floating-Point Multiplication

7.3 Other Floating-Point Operations

16주 Design Examples